HD74HCT373RPEL中文资料
更新时间:2023-05-14 15:25:01 阅读量: 实用文档 文档下载
元器件交易网
HD74HCT373, HD74HCT533
Octal D-type Transparent Latches (with 3-state outputs)
Octal D-type Transparent Latches (with inverted 3-state outputs)
REJ03D0666–0200 (Previous ADE-205-555)
Rev.2.00 Mar 30, 2006
Description
When the latch enable input is high, the Q outputs of HD74HCT373 will follow the D inputs and the Q outputs of HD74HCT533 will follow the inversion of the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals present at the other inputs and the state of the storage elements.
Features
LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility High Speed Operation: tpd (Data to Q) = 14 ns typ (CL = 50 pF) High Output Current: Fanout of 15 LSTTL Loads Wide Operating Voltage: VCC = 4.5 to 5.5 V Low Input Current: 1 µA max
Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) Ordering Information
Part Name
Package Type
Package Code (Previous Code) PRDP0020AC-B (DP-20NEV) PRSP0020DD-B (FP-20DAV) PRSP0020DC-A (FP-20DBV) PTSP0020JB-A (TTP-20DAV)
Package Abbreviation
Taping Abbreviation
(Quantity)
pin HD74HCT373FPEL HD74HCT373RPEL HD74HCT533RPEL
SOP-20 pin (JEITA) SOP-20 pin (JEDEC)
FP RP T
EL (2,000 pcs/reel) EL (1,000 pcs/reel) ELL (2,000 pcs/reel)
pin
Note: Please consult the sales office for the above package availability.
Function Table
HD74HCT373 HD74HCT533
D Q Q Output Control Enable G
L L X No change No change
Notes: 1. H; High level, L; Low level, X; Irrelevant, Z; High impedance
Pin Arrangement
HD74HCT373
HD74HCT533
Logic Diagram
HD74HCT373
HD74HCT533
Absolute Maximum Ratings
Supply voltage range VCC –0.5 to 7.0 V Input / Output voltage VIN, VOUT –0.5 to VCC +0.5 V Input / Output diode current IIK, IOK ±Output current IOUT ±VCC, GND current ICC or IGND ±Power dissipation PTStorage temperature Tstg –65 to +150 °C Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of
which may be realized at the same time.
Recommended Operating Conditions
Supply voltage VCC 4.5 to 5.5 V Input / Output voltage VIN, VOUT 0 to VCC Operating temperature Ta –40 to 85 °Input rise / fall time tr, tf 0 to 500 ns VCC = 4.5 V Notes: 1. This item guarantees maximum limit when one input switches. Waveform: Refer to test circuit of switching characteristics.
Electrical Characteristics
VCC (V)
Input voltage Output voltage
Ta = 25°C Ta = –40 to+85°C
VIH 4.5 to 5.5 2.0 — — 2.0 — V VIL 4.5 to 5.5 — — 0.8 — 0.8 V VOH Vin = VIH or VIL IOH = –20 µA
IOH = –6 mA
VOL Vin = VIH or VIL IOL = 20 µA
IOL = 6 mA
±±5.0 µA Vin = VIH or VIL, IOZVout = VCC or GND
Iin 5.5 — — ±±1.0 µA Vin = VCC or GND ICCµA Vin = VCC or GND, Iout = 0 µA
Off-state output
current
Input current
Quiescent current
Switching Characteristics
(CL = 50 pF, Input tr = tf = 6 ns)
VCC (V)
Propagation delay
time
tPLHns Latch control to Q tPHLtPLHns Data to Q
tPHLtZLtZHtLZtHZtsu 4.5 20 — — 25 — ns Data to latch control th 4.5 10 — — 13 — ns Latch control to data twLatch control, output control tTLH tTHL Cin
—
—
5
10
—
10
pF
Ta = 25°C
Ta = –40 to +85°C
Output enable time Output disable
time Setup time Hold time Pulse width Output rise/fall time
Input capacitance
Test Circuit
Waveforms
元器件交易网HD74HCT373, HD74HCT533 Waveform– 3tr Input G 10% 90% 90% 1.3 V 1.3 V tw tsu Input D 10% th VCC 1.3 V 1.3 V 0V tf VCC 0V
Waveform– 4tf Input OC 90% 1.3 V 10% tZL Waveform - A 1.3 V tZH Waveform - B 1.3 V tHZ 90% tr 90%
1.3 V 10% tLZ VCC 0V VOH 10% VOL VOH VOL
Notes: 1. Input waveform: PRR≤ 1 MHz, duty cycle 50%, tr≤ 6 ns, tf≤ 6 ns 2. Waveform– A is for an output with internal conditions such that the output is low except when disabled by the output control. 3. Waveform– B is for an output with internal conditions such that the output is high except when disabled by the output control. 4. The output are measured one at a time with one transition per measurement.
Rev.2.00 Mar 30, 2006 page 6 of 8
Package Dimensions
元器件交易网HD74HCT373, HD74HCT533JEITA Package Code P-SOP20-5.5x12.6-1.27 RENESAS Code PRSP0020DD-B Previous Code FP-20DAV MASS[Typ.] 0.31g
*1
D 11
F
20
NOTE) 1. DIMENSIONS"*1 (Nom)"AND"*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION"*3"DOES NOT INCLUDE TRIM OFFSET.
bpHE
E
Index mark
*2
Terminal cross section ( Ni/Pd/Au plating )1 Z e*3
10 bp x M L1
c
Reference Dimension in Millimeters Symbol
θyA1
L
Detail F
D E A2 A1 A bp b1 c c1θ HE e x y Z L L1
Min Nom Max 12.60 13.0 5.50
0.00 0.10 0.20 2.20 0.34 0.40 0.46 0.15 0.20 0.25 0° 8° 7.50 7.80 8.00 1.27 0.12 0.15 0.80 0.50 0.70 0.90 1.15
JEITA Package Code P-TSSOP20-4.4x6.5-0.65
RENESAS Code PTSP0020JB-A
Previous Code TTP-20DAV
MASS[Typ.] 0.07g
*1
D F 11
A
20
NOTE) 1. DIMENSIONS"*1 (Nom)"AND"*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION"*3"DOES NOT INCLUDE TRIM OFFSET.bp
HE
*2
E
Index mark
Terminal cross section ( Ni/Pd/Au plating )Reference Dimension in Millimeters Symbol
c
1 Z e*3
10 bp L1 x M
θA1
L
y
Detail F
D E A2 A1 A bp b1 c c1θ HE e x y Z L L1
Min Nom Max 6.50 6.80 4.40
0.03 0.07 0.10 1.10 0.15 0.20 0.25 0.10 0.15 0.20 0° 8° 6.20 6.40 6.60 0.65 0.13 0.10 0.65 0.4 0.5 0.6 1.0
Rev.2.00 Mar 30, 2006 page 8 of 8
A
元器件交易网
RENESAS SALES OFFICES
Refer to "/en/network" for the latest and detailed information.Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.ATel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, TaiwanTel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, KoreaTel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, MalaysiaTel: <603> 7955-9390, Fax: <603> 7955-9510
© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.
正在阅读:
HD74HCT373RPEL中文资料05-14
亲子活动作文700字06-12
高一地理必修一综合试题03-24
房地产公司副总经理兼总工程师职位说明书11-10
做一名合格的中学生作文02-05
200m3-h一体化净水器方案04-08
北师大版六年级上册数学 第三单元《观察物体》单元测评培优卷(解04-18
五年级数学易错题06-09
中考语文 综合性学习活动复习指导06-02
金色的童年是一首歌 教学设计04-17
- 教学能力大赛决赛获奖-教学实施报告-(完整图文版)
- 互联网+数据中心行业分析报告
- 2017上海杨浦区高三一模数学试题及答案
- 招商部差旅接待管理制度(4-25)
- 学生游玩安全注意事项
- 学生信息管理系统(文档模板供参考)
- 叉车门架有限元分析及系统设计
- 2014帮助残疾人志愿者服务情况记录
- 叶绿体中色素的提取和分离实验
- 中国食物成分表2020年最新权威完整改进版
- 推动国土资源领域生态文明建设
- 给水管道冲洗和消毒记录
- 计算机软件专业自我评价
- 高中数学必修1-5知识点归纳
- 2018-2022年中国第五代移动通信技术(5G)产业深度分析及发展前景研究报告发展趋势(目录)
- 生产车间巡查制度
- 2018版中国光热发电行业深度研究报告目录
- (通用)2019年中考数学总复习 第一章 第四节 数的开方与二次根式课件
- 2017_2018学年高中语文第二单元第4课说数课件粤教版
- 上市新药Lumateperone(卢美哌隆)合成检索总结报告
- HD74HCT373RPEL
- 中文
- 资料
- 宪法试题及答案解析
- 潜山型油藏的优化压裂设计
- 高中地理自然地理环境的整体性优秀教案合集
- 一带一路详细介绍(背景、线路、难点风险等)
- 隧道衬砌配筋ansys验算毕业设计
- 《肖邦故园》课堂实录及心得
- 《几何图形初步》复习学案(整理)
- 看美国影片必须了解的英文粗语脏话,好不容易整理出来的
- S3C2440A中文手册【八】
- 幽门螺杆菌致病机制的研究进展
- 2014年北京公务员考试《行测》真题及解析
- 主体验收自检报告(住宅)
- 2020-2021学年人教版数学七年级下册5.1.2垂线-学案(1)
- 张可鑫 C语言课程设计_学生成绩管理系统
- 2020-2021学年人教版数学七年级下册5.1.2垂线-教案
- 英文面试常见问题及答案
- 2020-2021学年人教版数学七年级下册5.1.3同位角、内错角、同旁内角-教案(4)
- 2015年湖南大学生村官考试成绩查询
- 人教版七年级上册语文期末复习题.doc中
- 祝福中国共产党90华诞